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Abstract
Silicon-on-insulator (SOI) has been the forerunner of the CMOS technol-
ogy in the last few decades oering superior CMOS devices with higher speed,
higher density and reduced second order eects for submicron VLSI applica-
tions. A new type of transistor without junctions and no doping concentration
gradients is analysed and demonstrated. These device structures address the
challenge of short channel eects (SCEs) resulting with scaling of transistor
dimensions and higher performance for deep submicron VLSI integration.
Recent experimental studies have invigorated interest in partially depleted
(PD) SOI devices because of their potentially superior scalability relative to
bulk silicon CMOS devices. SELBOX structure oer an alternative way of
suppressing kink eect and self heating eects in PD-SOI devices with a proper
selection of oxide gap length. Also in order to mitigate the diculties in
fabrication of ultra thin devices for the semiconductor industry, resulting from
scaling of gate length in MOSFET, a new device structure called junctionless
(JL) transistors have recently been reported as an alternative device.
In conclusion, extensive numerical simulation studies were used to explore
and compare the electrical characteristics of SELBOX SOI MOSFET with a
conventional single-material gate (SMG) bulk MOSFET. The proposed work
investigates the DC and AC characteristics of the junctionless transistors.
Also the performance analysis of JL transistors is compared and presented
with the conventional DG MOSFET structure. The results presented in this
work are expected to provide incentive for further experimental exploration.
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Chapter 1
INTRODUCTION
1.1 Background
The central component of semiconductor electronics is the integrated circuit
(IC), which combines the basic elements of electronic circuits - such as tran-
sistors, diodes, capacitors, resistors and inductors - on one semiconductor
substrate. The two most important elements of silicon electronics are tran-
sistors and memory devices. For logic applications MOSFETs (Metal Oxide
Semiconductor Field Eect Transistor) are used. MOSFETs have been the
major device for ICs over the past two decades. With technology advance-
ment and the high scalability of the device structure, silicon MOSFET-based
VLSI circuits have continually delivered performance gain and/or cost reduc-
tion to semiconductor chips for data processing and memory functions.
The semiconductor industry has showcased a spectacular exponential growth
in the number of transistors per integrated circuit for several decades, as pre-
dicted by Moore's law. The relentless evolution of electronics, information
technology(IT), and communications has been mainly enabled by continu-
ous progress in silicon-based CMOS technology. This continuous progress
has been achieved particularly by its dimensional scaling. CMOS scaling
has been the main driving force of Si technology advancement to improve
both device density and performance. The reduction in cost-per-function has
been steadily increasing the economic productivity with every new technol-
1
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ogy generation. Besides scalability, the other unique device properties such
as input resistance, self isolation, zero static power dissipation, simple lay-
out and process steps have made CMOS transistors as the main components
of the current integrated circuits(ICs). Today CMOS ICs are found every-
where and indespensible in our daily life, ranging from portable electronics
to telecommunications and transportation.
A lot of research has gone into device design over the last thirty years,
but the evolution of process technologies brings new obstacles as well as new
opportunities to device designers. The future technology trend predicted by
ITRS (International Technology Roadmap for Semiconductors), physical di-
mensions and electrostatic limitations faced by conventional process and fab-
rication technologies will require the dimensional scaling of complementary
metal-oxide-semiconductor (CMOS) devices within the next decade. How-
ever, as the device scaling continues for the 21st century, it turns out that
the historical growth, doubled circuit density and increased performance by
about 40% every technology generation, followed by Moore's Law cannot be
maintained only by the conventional scaling theory.
As the CMOS technology scaling enters the nanometer regime, many seri-
ous problems called the small geometry eects or short channel eects(SCEs)
comes into play. Some of these eects are such as increased laekage currents,
diulty on increase of on-current, large parameter variations, low reliability
and yield, increase in manufacturing cost, and etc. In order to sustain the his-
torical improvements, future technology scaling and to mitigate these small
geometry eects to a considerable level, several strategies and new device
structures have been researched and introduced. A few examples of those are;
increasing electrostatic control over the channel by means of the continuous
EOT scaling with high-k/metal gate stack, Multi-gate MOSFET structures,
silicon-on-insulator(SOI), Strained Silicon (S-Si), Si nanowire/carbon nan-
otube FETs, etc. Many of these devices have been shown to have favorable
device properties and new device characteristics, and require new fabrication
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techniques. These nanoscale devices have a signicant potential to revolu-
tionize the fabrication and integration of electronic systems and scale beyond
the perceived scaling limitations of traditional CMOS.
1.2 Future Technology Node Requirements
The factors or features to be distinguished between several logic technology
options are:
a) High performance (HP):
The high performance corresponds to high complexity ICs that require high
clock frequencies and at the same time can deal with high power consumption.
The increase in clock frequency from one technology node to the next can
be achieved at the device level by an improvement of the intrinsic switching
time of a transistor of 17% per year, while maintaining the transistor o-
state current to a value acceptable from a power consumption point of view.
The intrinsic switching time () is the time needed by a transistor supplying
on-state current to make the gate of an identical transistor switching from
ground to the supply voltage.
I =
Q
t
=
CV

 =
Q
I
=
CV
I
(1.1)
where,
C ! Gate capacitance V ! Supply voltage I ! On-state current of the
device
Therefore, the most ecient way to achieve enhanced performance is to scale
the gate length of the transistor aggressively. Consequently, this will result
in reduced gate capacitance while increasing the on-state current.
b) Low operating power (LOP):
The low operating power technology option mainly aims at relatively high
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performance mobile applications such as notebook computers. The key chal-
lenge is to increase the circuit performance while decreasing the dynamic
power consumption as much as possible when the device is operating. The
dynamic power consumption at the device level is a measure of power-delay
product given by
P =
CV
I
P =
CV
I
V I
P = CV 2
P / V 2 (1.2)
Therefore, the most ecient way to reduce the dynamic power consump-
tion is thus to reduce the supply voltage as far as possible i.e. V +) P +)
Dynamic Power Consumption (given by 0:5CV 2f) decreases.
c) Low stand-by power dissipation (LSTPD):
The low stand-by power option is used for lower performance, low-cost con-
sumer applications such as cellular phones. For such applications, the main
concern or key issue is to continue increasing circuit performance while main-
taining the power consumption as low as possible when the IC is idle. This
static power consumption at the transistor level is governed by the leakage
current of the devices. Therefore, low stand-by power technology option
requires very low transistor-o state currents as well as very low parasitic
currents such as gate leakage.
1.3 Technology Scaling
The lateral geometric dimensions of devices and interconnects are reduced.
This reduction in size is referred to as \scaling" of the geometric dimen-
sions of the integrated circuits(IC). The minimum feature size is smaller size
of object (e.g. gate length or interconnect linewidth) on IC. Over the past
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decades, the MOSFET has continually been scaled down in size; typical MOS-
FET channel lengths were once several micrometres, but modern integrated
circuits are incorporating MOSFETs with channel lengths of tens of nanome-
ters. As a consequence of this minimum feature size of ICs, the number of
transistors have increased over time. The semiconductor industry maintains
a \roadmap", the ITRS, which sets the pace for MOSFET development.
Historically, the diculties with decreasing the size of the MOSFET have
been associated with the semiconductor device fabrication process, the need
to use very low voltages, and with poorer electrical performance necessitat-
ing circuit redesign and innovation (small MOSFETs exhibit higher leakage
currents, lower output resistance, lower transconductance, interconnect ca-
pacitance, process variations, etc.
1.3.1 Why MOSFET Scaling ?
Smaller size of MOSFETs is highly desirable for several reasons. The primary
reason to make transistors smaller in size is to integrate more and more
number of devices in a given chip area. This results in a chip with the
same functionality in a smaller area, or chips with more functionality in the
same area. Since fabrication costs for a semiconductor wafer are relatively
xed, the cost per integrated circuits is mainly related to the number of
chips that can be produced per wafer. Hence, smaller ICs allow more chips
per wafer, reducing the price per chip. In fact, over the past 30 years the
number of transistors per chip has been doubled every 23 years once a new
technology node is introduced. For example the number of MOSFETs in a
microprocessor fabricated in a 45 nm technology can well be twice as many
as in a 65 nm chip. This doubling of transistor density was rst observed by
Gordon Moore in 1965 and is commonly referred to as Moore's law.
It is also expected that smaller transistors switch faster. For example, one
approach to size reduction is a scaling of the MOSFET that requires all de-
vice dimensions to reduce proportionally. The main device dimensions are the
channel length, channel width, and oxide thickness. When they are scaled
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down by equal factors, the transistor channel resistance does not change,
while gate capacitance is cut by that factor. Hence, the RC delay of the
transistor scales with a similar factor. However, this has been traditionally
the case for the older technologies, for the state-of-the-art MOSFETs reduc-
tion of the transistor dimensions does not necessarily translate to higher chip
speed because the delay due to interconnections is more signicant.
1.3.2 Moore's Law
In the last forty-ve years since 1965, the price of one bit of semiconduc-
tor memory has been dropped 100 million times. The primary engine that
powered the proliferation of electronics is \miniaturization". By making the
transistors and interconnects smaller, more circuits can be fabricated on each
silicon wafer and therefore each circuit becomes smaller. Miniaturization has
also been responsible to the improvements in speed and power consumption
in ICs.
Gordon Moore made an empirical observation in 1965 that the number of
devices on a chip doubles every 18 or 24 months or so as shown in Figure
1.1 [3].
Figure 1.1: Moore's Law
This Moore's law is a succint description of the rapid and persistent trend
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of miniaturization. Each time the minimum line width is reduced , we say
that a new technology generation or technology node is introduced. Examples
of technology generations is shown in Table 1.1 :
Table 1.1: Improvements in Technology Node over the years
Year 2004 2006 2008 2010 2011 2013 2016 2022
Technology 90nm 65nm 45nm 32nm 22nm 16nm 14nm 10nm
Node :
The numbers shown in the table refers to the minimum metal line width.
Poly-Si lengths may be even smaller. At each new node, all the features in
the circuit layout, such as the contact holes, are reduced in size to 70% of
the previous node. Historically, a new technology node is introduced every
two to three years. The main reward for introducing a new technology node
is the reduction of circuit size by half. (70% of previous line width means
50% reduction in area i.e., 0.7*0.7=0.49). Since nearly twice as many circuits
can be fabricated on each wafer with each new technology node, the cost per
circuit is reduced signicantly which drives down the cost of ICs.
It is intuitive that Moore's Law cannot be sustained forever. However,
predictions of size reduction limits due to material or design constraints, or
even the pace of size reduction, have proven to elude the most insightful scien-
tists. The predicted `limit' has been dropping at nearly the same rate as the
size of the transistors. Further technology scaling requires major changes in
many areas, including: 1) improved lithography techniques and non-optical
exposure technologies; 2) improved transistor design to achieve higher per-
formance with smaller dimensions; 3) migration from current bulk CMOS de-
vices to novel materials and structures, including silicon-on-insulator, strained
Si and novel dielectric materials; 4) circuit sensitivity to soft errors from ra-
diation; 5) smaller wiring for on-chip interconnection of the circuits; 6) stable
circuits; 7) more productive design automation tools; 8) denser memory cells,
and 9) manageable capital costs. Metal gate and high-k gate dielectrics were
introduced into production in 2007 to maintain technology scaling trends.
CHAPTER 1. INTRODUCTION 8
In addition, packaging technology needs to progress at a rate consistent
with on-going CMOS technology scaling at sustainable cost/performance lev-
els. This requires advances in I/O density, bandwidth, power distribution,
and heat extraction. System architecture will also be required to maximize
the performance gains achieved in advanced CMOS and packaging technolo-
gies.
1.3.3 CMOS Scaling Trends
For many years now, the shrinking of MOSFETs has been governed by the
ideas of scaling. The basic idea is illustrated in the Figure 1.2 [4]: a large FET
is scaled down by factor  to produce a smaller FET with similar behavior.
Figure 1.2: Schematic illustration of the scaling of Si technology by a factor

Device scaling is based upon simple principles; by reducing the sizes of
devices and interconnects, density, and power, the speed and performance of
transistors can be improved. Device scaling mainly focusses on
a) scaling of threshold voltage with feature size
b) scaling of gate oxide thickness with feature size
c) scaling of supply voltage with feature size
With technology scaling, the MOS device channel length is reduced. When
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the dimensions of a MOSFET are scaled down, both the voltage level and the
gate-oxide thickness are also reduced. The supply voltage Vdd has to be scaled
down in order to keep the power consumption under control. The transistor
Vth also had to be scaled down to maintain a high drive current and achieve
performance improvement. In a given technology node, since the source-body
and drain-body depletion widths are predened based on the doping, the rate
at which the barrier height increases as a function of distance from the source
into the channel is constant. Therefore, when the channel length is reduced,
the barrier for the majority carriers to enter the channel is also reduced as
shown in Figure 1.3 [5]. As a result threshold voltage is reduced. In short
channel transistor, the barrier height and therefore the threshold voltage are
a strong function of the drain voltage. Figure 1.3 [5] indicates, the barrier
reduces as the drain voltage is increased.
Aggressive scaling of CMOS technology in recent years has reduced the
silicon dioxide(SiO2) gate dielectric thickness below 20A. In 90 nm, the gate
oxide consists of about 5 atomic layers equivalent to 1.2 nm in thickness. The
thinner the gate oxide, the higher the transistor current and consequently the
switching speed. The scaling trend of power supply voltage (Vdd), threshold
voltage (Vth), and gate-oxide thickness (Tox) as a function of CMOS channel
length is shown in Figure 1.4 [6].
When Vdd is reduced towards shorter channel lengths, it becomes increas-
ingly dicult to satisfy both the performance and the o current require-
ments. Trade-o between leakage current and circuit speed stems due to
subthreshold nonscalability. For this reason and for compatibility with the
standardized power supply voltage of earlier generation systems, the general
trend is that Vdd has not been scaled down in proportion to L and Vth has
not been scaled down in proportion to Vdd as shown in Figure 1.4 [6].
When all of the voltages and dimensions are reduced by the scaling factor
 and the doping and charge densities are increased by the same factor, the
electric eld congurations inside the FET remains the same as it was in the
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Figure 1.3: Channel length reduces the barrier for the majority of carriers
to enter the channel
original device. This is called constant eld scaling, which results in circuit
speed increasing in proportion to the factor  and circuit density increasing as
2. These scaling relations are shown in the second column of Table 1.2 along
with the scaling behavior of some of the other important physical parameters.
 is the dimensional scaling parameter, " is the electric eld scaling pa-
rameter, and d and w are separate dimensional scaling parameters for the
selective scaling case. d is applied to the device vertical dimensions and gate
length, while w applies to the device width and the wiring.
1.3.4 Challenges to Miniaturization of MOSFETs
Despite formidable challenges, however, many of those in the research com-
munity and industry do envision close variants of conventional microelec-
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Figure 1.4: Scaling trend of power supply voltage (Vdd), threshold voltage
(Vth), and gate-oxide thickness (Tox) as a function of CMOS channel length
tronic transistors becoming miniaturized into the nanometer-scale regime.
For example, the International Technology Roadmap for Semiconductors(ITRS),
published by the Semiconductor Industry Association, projects that chips will
be made from transistors with major features (gate lengths) of 70 nm in the
year 2010. Individual working transistors with 40 nm gate lengths have al-
ready been demonstrated in silicon. Transistors with gate lengths as small
as 25 nm have been made using Strained Silicon (S-Si). However, to provide
points of reference for contrasting nanoelectronic devices with scaled-down
FETs, a few of the obstacles to FET scaling are simply enumerated below,
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Table 1.2: Technology Scaling Rules for Three Cases
Physical Parameter ConstantElectricF ield GeneralizedScaling GeneralizedSelective
ScalingFactor Factor ScalingFactor
ChannelLength; 1= 1= 1=d
InsulatorThickness
WiringWidth; 1= 1= 1=w
ChannelWidth
ElectricF ieldindevice 1 " "
V oltage 1= "= "=d
On  Currentperdevice 1= "= "=w
Doping  " "d
Area 1=2 1=2 1=2w
Capacitance 1= 1= 1=w
GateDelay 1= 1= 1=d
Powerdissipation 1=2 "2=2 "2=wd
PowerDensity 1 "2 "2=wd
in increasing order of their intractability.
a) High electric elds:
Due to a bias voltage being applied over very short distances, can cause
avalanche breakdown by knocking large numbers of electrons out of the semi-
conductor at high energies, thus causing current surges and progressive dam-
age to devices. This may remain a problem in nanoelectronic devices made
from bulk semiconductors.
b) Heat dissipation:
Heat dissipation of transistors (and other switching devices), due to their
necessarily limited thermodynamic eciency, limits their density in circuits,
since overheating can cause them to malfunction. This is likely to be a
problem for any type of densely packed nanodevices.
c) Vanishing bulk properties and non-uniformity of doped semi-
conductors on small scales:
This can only be overcome either by not doping at all (accumulating electrons
purely using gates, as has been demonstrated in a GaAs heterostructure) or
by making the dopant atoms form a regular array. Molecular nano-electronics
is one path to the latter option.
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d) Shrinkage of depletion regions:
Shrinkage of depletion regions until they are too thin to prevent quantum
mechanical tunneling of electrons from source to drain when the device sup-
posedly is turned o. The function of nanoelectronic devices is not similarly
impaired, because it depends on such tunneling of electrons through barriers.
e) Shrinkage and unevenness of the thin oxide layer beneath the
gate:
This prevents electrons from leaking out of the gate to the drain. This leakage
through thin spots in the oxide also involves electron tunneling.
Long ago, MOSFETs were big and could be described via drift currents and
carrier control via the gate capacitance. Now MOSFETs are small in order
to increase their operation speed. Pushing the dimensions of the gate length
down inuences the electrostatics of the devices. In order to preserve the
electrostatic integrity of the MOSFET scaling has proceeded in a controlled
way: Lg # has to go together with tox #, NA #, tsi #, Vdd # and W #.
1.4 Motivation
In a conventional, bulk-silicon micro-circuit, the active elements are located
in a thin surface layer (less than 0.5 m of thickness) and are isolated from the
silicon body with a depletion layer of a p-n junction. The leakage current of
this p-n junction exponentially increases with temperature, and is responsible
for several serious reliability problems. Excessive leakage currents and high
power dissipation limit the operation of micro-circuits at high temperatures.
Parasitic n-p-n and p-n-p transistors formed in neighboring insulating tubs
can cause latch-up failures and signicantly degrade circuit performance.
Silicon-on-insulator (SOI) technology employs a thin layer of silicon (tens
of nanometers) isolated from a silicon substrate by a relatively thick (hun-
dreds of nanometers) layer of silicon oxide. The SOI technology dielectrically
isolates components and in conjunction with the lateral isolation, reduces
various parasitic circuit capacitances, and thus, eliminates the possibility of
latch-up failures. Figure 1.5 [7] shows the cross-section of the bulk and SOI
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MOS devices. As shown in the Figure 1.5 [7], owing to the buried oxide
isolation structure, SOI technology oers superior devices with excellent ra-
diation hardness and high device density. SOI devices are more suitable with
their steeper subthreshold slope(SS) which facilitates scaling of the threshold
Figure 1.5: Cross-sectional view of the bulk-Si (left) and SOI (right) CMOS
devices
voltage for low-voltage low-power applications. Depending on the thickness
of the silicon layer, MOSFETs will operate in fully depleted (FD) or partially
depleted (PD) regimes. When the channel depletion region extends through
the entire thickness of the silicon layer, the transistor operates in a FD mode.
PD transistors are built on relatively thick silicon layers with the depletion
depths of the fully powered MOS channel shallower than the thickness of the
silicon layer. The PD-SOI devices have many advantages like the fabrication
process of PD-SOI devices is totally compatible with bulk silicon technology
while fabrication of FD-SOI devices require development of ultra thin body,
and, therefore needs more sophisticated technology. Hence, the design of
bulk Si devices can be easily transferred to PD-SOI technology. Also VT in
PD-SOI is relatively less sensitive to the uniformity in the Si-lm thickness
while in FD-SOI device, VT depends on Si lm thickness and it is dicult to
control the thickness of the ultra thin lm body. As a result the lm thick-
ness becomes non-uniform across the surface. In spite of so many benets,
PD-SOI devices exhibit certain undesirable eect known as \kink eect".
During the past few decades, excellent high-speed and performance have
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been achieved through improved design, use of high quality material and
shrinking device dimensions. However, with the reduction of channel length,
control of short-channel eects is one of the biggest challenges in further
down-scaling of the technology. The predominating short-channel eects are
a lack of pinch-o and a shift in threshold voltage with decreasing channel
length as well as drain induced barrier lowering (DIBL) and hot-carrier eect
at increasing drain voltage. Therefore, to reduce this short channel eects to
a greater extent a new device structure called Junctionless (JL) Transistors
have been demostrated. Junctionless devices with a uniform doping concen-
tration and type throughout the channel and source/drain extensions over-
comes the challenges faced by the conventional nano devices. The schematic
diagram of DG-JL MOSFET is shown in the Figure 1.6 [8]. JL MOSFETs
Figure 1.6: Schematic diagram of Double Gate(DG) JL MOSFET.
have extremely low leakage current and simple fabrication process and are
less susceptible to SCEs when compared with classical inversion-mode de-
vices. However, the high doping concentration in the channel reduces carrier
mobility which results in lower drive current and transconductance (Gm) of
JL MOSFETs.
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1.5 Objectives
The salient objectives of the thesis are:
i. To study the \kink eect" visible in the output drain current-voltage char-
acteristics of the PD-SOI MOSFET. The SELBOX structure is being
proposed to minimize this non-linear eect so that it can be used for
practical linear applications. The eect of dual insulator(DI) on the
kink eect is also presented.
ii. To analyze the elctrical behavior of the recently newly developed structure
called Junctionless transistors which oers excellent advantages over the
conventional nano devices. These JL MOSFETs reduces SCEs to a much
grater extent than conventional devices. Therefore, the DC and AC
characteristics of DG JL MOSFETs are simulated and compared with
those of the conventional DG MOSFETs.
1.6 Thesis Organisation
The dissertation is divided into ve chapters and its outline is described as
given below:
 chapter 1: Introduction
Fundamental concepts related to technology scaling, SOI devices and its
advantages and disadvantages, objectives of the project and outline of
the thesis.
 chapter 2: Short Channel Eects in Nanoscale MOSFETs: A
Review
This chapter analyzes the origin and eect of the short-channel eects
in nanoscale MOSFETs. Various methods employed to overcome short-
channel eects are also summarized and the feasibility of various MOS-
FET structures in suppressing short-channel eects is discussed.
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 chapter 3: Analysis & Minimization of Kink Eect in PD-SOI
MOSFETs
This chapter demonstrates the development of SELBOX structure in
PD-SOI SOI MOSFET and illustrates the role of SELBOX structure in
suppressing short-channel eects. The use of dual insulator (DI) for the
minimization of kink eect is also presented.
 chapter 4: Analysis of DC & AC Performance of DG Junc-
tionless(JL) MOSFETs
This chapter deals with the simulation of DC and AC characteristics of
junctionless MOSFETs and compared to those of conventional DG MOS-
FETs. The various AC parameters of DG JL MOSFETs are extracted
and a comparison is being made with conventional DG MOSFETs.
 chapter 5: Conclusion & Scope for Future Work
Chapter 2
Short Channel Eects in Nanoscale
MOSFETs: A Review
2.1 Introduction
In order to realize higher-speed and higher-packing density MOS integrated
circuits, the dimensions of MOSFETs have continued to shrink according to
the scaling law proposed by Dennard et al. [9]. However, the power consump-
tion of modern VLSIs has become rather signicant as a result of extremely
large integration. Reducing this power is strongly desired. Choosing a lower
power supply voltage is an eective method. However, it leads to the degra-
dation of MOSFET current driving capability. Consequently, scaling of MOS
dimensions is important in order to improve the drivability, and to achieve
higher-performance and higher-functional VLSIs.
We can say that the story of MOSFET scaling is the history of how to
prevent short-channel eects (SCE) [10]. SCE causes the dependence of de-
vice characteristics, such as threshold voltage, upon channel length. This
leads to the scatter of device characteristics because of the scatter of gate
length produced during the fabrication process. Moreover, SCE degrades
the controllability of the gate voltage to drain current, which leads to the
degradation of the subthreshold slope and the increase in drain o-current.
Thinning gate oxide and using shallow source/drain junctions are known to
18
CHAPTER 2. SHORT CHANNEL EFFECTS IN NANOSCALE MOSFETS: A REVIEW 19
be eective ways of preventing SCE.
The detrimental short-channel eects occur when the gate length is re-
duced to the same order as the channel depth. When the channel length
shrinks, the absolute value of threshold voltage becomes smaller due to the
reduced controllability of the gate over the channel depletion region by the
increased charge sharing from source/drain. The predominating features of
SCE are a lack of pinch o and a shift in threshold voltage with decreas-
ing channel length as well as drain induced barrier lowering (DIBL) and
hot-carrier eects at increasing drain voltage. Increased charge sharing from
source/drain degrades the controllability of gate voltage over channel current.
This degradation is described as charge sharing by the gate and drain electric
elds in the channel depletion layer in Poon and Yaus model [11], which was
reported as the rst SCE model.
This description can be applied to conventional MOSFETs fabricated in
a bulk silicon wafer. What about the thin-lm SOI MOSFETs ?. They
are attractive devices for low-power high-speed VLSI applications because of
their small parasitic capacitance [12]. Young [13] analyzed the SCE using
a device simulator, and concluded that SCE is well suppressed in thin-lm
SOI MOSFETs when compared to bulk MOSFETs. In general, it is believed
that thin-lm SOI MOSFETs have a higher immunity to SCE compared to
bulk MOSFETs. This may be due to the dierence in source/drain junc-
tion depths between the two kinds of devices. For instance, the thickness
of the silicon lm, which corresponds to the source/drain junction depth of
50-100 nm, is common in 0.25-0.35 m SOI MOSFETs. It is extremely shal-
low compared with the junction depth of 100-200 nm in 0.25-0.35 m gate
bulk MOSFETs. However, to take advantage of the ameliorated SCEs in
deep-submicron fully-depleted SOI, tSi must be considerably smaller than the
source/drain junction depth (tSi 10-15 nm). Moreover, there exits a strong
coupling through the buried oxide in thin-lm devices consequently, very
thin buried oxides (tb 100 nm) are needed which trade-os with junction
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capacitance considerations. Hence, for small-geometry SOI CMOS devices,
short-channel eects are important [14, 15, 16, 17, 18].
2.2 Issues for Nanoscale MOSFETs
The various issues for nanoscale MOSFETs are categorized based on where
the problems occur :
2.2.1 Channel
a) Sub-threshold leakage current:
The Sub-threshold leakage current is the weak inversion conduction current,
which is dominated by the diusion current owing between the drain and
source when jVGSj<jVthj. It is considered as one of non-ideal characteristics
of MOSFET as a switching device and contributes major portions of the
standby leakage power dissipation. This weak inversion conduction current
can be expressed based on the Eq.(2.1) [19],
Isubth=Cdep

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L

V 2T

exp

VGS Vth
nV T

1  exp

 VDS
VT

(2.1)
where Cdep=
p
"SiqN sub=4'B denotes the capacitance of the depletion re-
gion under the gate area, VT is the thermal voltage which equals to kBT/q,
and n is the sub-threshold parameter and expressed as 1+Cdep=Cox.
Since, from Eq.(2.1), Isubth increases exponentially with both increasing
VGS and decreasing Vth, the partial derivative of log10Isubth with respect to
VGS yields a constant slope called sub-threshold slope (SS) and equals to
SS=
@ (log10Isubth)
@VGS
=
1
ln10  Isubth
@Isubth
@VGS
(2.2)
This parameter shows how abruptly the transistor turns o with decreas-
ing gate voltage. In order to turn o the transistor eectively, SS must be
designed to be as small as possible. Figure 2.1 [5] shows that SS is always
greater than 2.3 VT (60 mV/dec) at room temperature and shows how well
the channel surface potential can be controlled by the gate contact. SS can be
made smaller (close to 60 mV/dec) by using a thinner gate oxide thickness
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(resulting in larger Cox) or a lower substrate doping concentration (resulting
in the larger depletion width beneath the channel, hence reduced Cdep).
Figure 2.1: Characteristics of sub-threshold conduction.
In addition, under lower temperature operation, SS can be reduced since
SS is a function of T. For MOS a transistor built in SOI technology, the
sub-threshold swing is usually better than in bulk technology. In fact the
sub-threshold swing of SOI devices can even reach the optimum value (2.3
VT ) depending on whether their bulk is fully depleted or partially depleted.
This makes SOI a promising candidate for ultra low power CMOS applica-
tions [19].
b)Threshold Voltage Variations and Drain-Induced Barrier Lowering:
Since the threshold voltage (Vth) is directly related to the device speed
and sub-threshold leakage current, it has to be minimized. It is generally
explained in terms of a) Vth roll-o(or fallo) and b) Drain induced barrier
lowering (DIBL).
The transistors with a dierent channel length (L) in the same wafer, even
in the same die, yield dierent Vth. The threshold voltage reduction due
to the reduced channel length represents Vth roll-o. Further Vth reduction
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caused by increasing drain voltage describes DIBL as shown in Figure 2.2
[5]. Both phenomena stem from the lowered potential barrier between the
drain and source due to the relatively increased charge-sharing eect between
the channel depletion region and source/drain depletion regions comparing
to long-channel device case. This charge-sharing eect makes a transistor
require less gate voltage to deplete the substrate beneath the gate dielectric
and makes Vth decrease [20].
Figure 2.2: Threshold voltage roll-o and drain induced barrier lowering (DIBL).
The expressions for the drain and source junction widths are:
XdD=
s
2"Si
qNA

(VDS+'Si+VSB); XdS=
s
2"Si
qNA

('Si+VSi) (2.3)
where VSB and VDB are source-to-body and drain-to-body voltages. When
the depletion regions surrounding the drain extends to the source, so that the
two depletion layer merge (i.e., when xdS + xdD = L), punchthrough occurs.
Punchthrough can be minimized with thinner oxides, larger substrate doping,
shallower junctions, and obviously with longer channels.
The current ow in the channel depends on creating and sustaining an
inversion layer on the surface. If the gate bias voltage is not sucient to
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Figure 2.3: Electron Potential Energy Variations along the position in channel
invert the surface (VGS < VTO), the carriers (electrons) in the channel face
a potential barrier that blocks the ow. Increasing the gate voltage reduces
this potential barrier and, eventually, allows the ow of carriers under the
inuence of the channel electric eld. In the weak inversion regime there is
a potential barrier between the source and the channel region. The height of
this barrier is a result of the balance between drift and diusion current be-
tween these two regions. The barrier height for channel carriers should ideally
be controlled by the gate voltage to maximize transconductance. However,
in small-geometry MOSFETs, the potential barrier is controlled by both the
gate-to-source voltage VGS and the drain-to-source voltage VDS. As indicated
in Figure 2.3, drain-induced barrier lowering (DIBL) eect [20] occurs when
the barrier height for channel carriers at the edge of the source reduces due
to the inuence of drain electric eld, upon application of a high drain volt-
age. The reduction of the potential barrier eventually allows electron ow
between the source and the drain, even if the gate-to-source voltage is lower
than the threshold voltage. This increases the number of carriers injected
into the channel from the source leading to an increased drain o-current.
The channel current that ows under this conditions (VGS < VTO) is called
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the sub-threshold current. Thus the drain current is controlled not only by
the gate voltage, but also by the drain voltage.
Figure 2.4: Surface potential variation along the position in channel for 0.1 V and 1.5 V
drain voltages (linear and saturated case).
For device modeling purposes this parasitic eect can be accounted for
by a threshold voltage reduction depending on the drain voltage [21]. In
addition to the surface DIBL, there are two unique features determining
SCEs in thin-lm SOI devices viz.(a) positive bias eect to the body due to
the accumulation of holes generated by impact ionization near the drain and
(b) the DIBL eect on the barrier height for holes at the edge of the source
near the bottom,as illustrated in Figure 2.4 [10].
Holes generated near the drain due to impact ionization accumulate in the
body region, and then positively bias the body, reducing VT as shown in the
Figure 2.5. This positive bias eect leads to VT lowering for all gate lengths,
including rather long gates such as 2 m. The hole generation rate due to
impact ionization increases as gate length decreases under a xed value of
VD. This eect is predominant in PD SOI nMOSFETs and results in so-called
oating body eects(FBE) [22, 23].
The DIBL eect on the barrier height for holes reduces the positive bias
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Figure 2.5: Three mechanisms determining SCE in SOI MOSFETs
eect to the body because the accumulated holes in the body can more easily
surmount the barrier and ow to the source. As a result fewer number of
accumulated holes remain which weakens the VT lowering. The potential
near the bottom in the thin-lm increases as gate length decreases due to the
drain electric eld. This leads to the lowering of the barrier height for holes
at the source edge near the bottom with shorter gate lengths. Figure 2.6 [10]
compares the schematic energy band diagrams at threshold condition between
short and long channels MOSFETs. The comparison is done near the bottom
of the thin-lm from the source to the drain. With shorter gate lengths, the
barrier height for holes near the bottom is lowered by the inuence of the
drain electric eld, and holes accumulated in the body region can more easily
ow into the source.
Due to these three mechanisms, VT dependence upon gate length in FD
nMOSFETs becomes small, as illustrated in Figure 2.7 [10].
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Figure 2.6: Comparison of schematic energy band diagrams near the bottom of the body
between the long and short-channel fully depleted (FD) nMOSFETs
Figure 2.7: Eects of the three mechanisms on threshold voltage dependence on gate length
c) Carrier mobility degradation:
Since the rate of the supply voltage scaling has been reduced while the
geometric scaling keeps the same historical rate, the electric elds inside the
MOSFETs keep on increasing. The drift velocity of the carriers is propor-
tional to the longitudinal electric eld across the channel at low eld (<103
V/cm). After that point, however, the increasing rate of the carriers velocity
decreases with the increasing longitudinal eld in Si at room temperature.
Finally, the carriers reach their maximum velocity of vsat  107 cm/sec when
the electric eld exceeds  3  104V/cm for electrons and  105V/cm for
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holes (here the channel length (L) is assumed to be much greater than the
average distance (l) between scattering events such as L10 nm.) This car-
rier mobility degradation is called \Velocity Saturation," and originates from
various scattering mechanisms such as optical phonon scattering, phonon
dispersion, phonon absorption as well as emission, and the energy band non-
parabolicity [24, 25].
Another high electric eld is developed between the gate and the channel
due to the aggressive gate oxide thickness scaling with relatively constant
supply voltage, which limits the charge carriers to a narrower region below
the oxide-silicon interface, leading to more carrier scattering and hence lower
mobility. Furthermore, the increased body doping by means of suppressing
SCEs degrades the carrier mobility [25].
d) Hot carrier eects (HCEs):
The high electric elds in a device also cause reliability problems such
as threshold voltage shifts and trans-conductance degradation due to \Hot
Carrier Eects (HCEs)." As the average velocity of carriers in the channel sat-
urates by the increased scattering rate at the high electric elds, the carriers
can attain high kinetic energy. Once those hot carriers obtain sucient en-
ergy to overcome barriers, they might migrate into the unwanted area such as
the gate dielectric, gate, or substrate of a transistor. Particularly, the highly
accelerated hot carriers near the drain region can generate new electron-hole
pairs by collision with the silicon atoms, which is called \impact ionization."
Impact ionization can cause signicant increase in substrate current or car-
rier injection into the gate dielectric, which causes charges to get trapped in
the gate oxide. This causes threshold voltage shifts and therefore the device
becomes unstable and even can fail [25, 26].
e) Direct source to drain tunneling:
The ultimate physical scaling limit of MOSFETs is direct source-to-drain
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tunneling. If the barrier width (transistor channel length) between source
and drain becomes small enough for electrons to tunnel through the bar-
rier without any additional gate bias, MOSFETs no longer can be used as
a switch. When we consider only over-barrier transition of electrons but
the direct tunneling, from the well-known Shannon-von Neumann-Landauer
(SNL) expression, the minimum energy barrier to separate two dierent states
of electrons is ESNL= kBT(ln2) = 0.017 eV at room temperature (T = 300
K), where kB is the Boltzmann constant and T is the temperature. There-
fore, the smallest energy required to process a bit is Ebit>ESNL= kBT(ln2)
= 0.017 eV. Also, according to quantum mechanics the minimum channel
length (barrier width) able to resist Ebit, not to allow tunneling, is about 5
nm. In order to achieve a smaller channel length, it is necessary to increase
the Ebit. However this, in turn, tradeos with the growth of total power dissi-
pation in a chip. Therefore, enhanced cooling techniques become the critical
issues to achieve this goal.
2.2.2 Gate
a) Direct tunneling gate leakage current:
With the continuous device scaling, the gate oxide thickness has been ac-
cordingly reduced to maintain the gate controllability over the channel. How-
ever, as the gate oxide thickness scales below 2 nm, the direct tunneling (DT)
gate leakage increases exponentially due to quantum mechanical tunneling.
The DT gate leakage current can not only increase standby power dissipation
but also limit the proper device operation. These serious problems can be
solved by replacing SiO2 with higher permittivity (high-k) gate dielectrics,
which allows a physically thicker dielectric layer to have an EOT [27].
b) Gate depletion:
Polycrystalline silicon (poly-Si) has been widely used as the gate electrode
material of MOSFETs since it replaced aluminum on account of its superior
thermal stability to higher processing temperature. In addition, the use of
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poly-Si as gate electrode has reduced the overall number of processing steps
by means of self-aligned processing, where the gate itself is used as a hard
mask during ion implantation for the source and drain junction formation.
This technique allows tighter overlap between gate and source/drain regions
and results in lower parasitic capacitance.
However, even heavily doped poly-Si gate electrode has a certain resistance
which contributes to a considerable RC time delay. Furthermore, when the
doping concentration of the polySi is not sucient, at high gate bias during
inversion, a region in the poly-Si gate electrode adjacent to the poly-Si/SiO2
interface becomes depleted with carriers, which is called \Poly-depletion Ef-
fect." This results in increased EOT and hence signicant decrease in the
drive capability of transistor. For these reasons poly-Si is not suitable for the
future gate electrode and new materials are required. Fortunately, metal gate
electrode with a suitable work function (WF) shows many advantages such
as lower gate sheet resistance and no boron penetration and poly depletion
eect. However, the selection of metal gate substitutes for poly-Si, which are
compatible with the new high-k gate dielectrics, is not as advanced [28].
2.2.3 Drain/source
a) Parasitic resistance (suppress on-current):
As the device gets smaller, the inuence of parasitic resistance on on-
current increases signicantly. Therefore, proper control of parasitic resis-
tance in a MOSFET becomes more important to achieve further performance
improvement. The total parasitic resistance, which accounts for the voltage
drop between channel and S/D contacts, can be divided into the four com-
ponents such as overlap resistance, extension resistance, deep resistance, and
silicide-diusion contact resistance. Shallower S/D junction depths are de-
sired to suppress SCEs eectively; however, since the shallower junction also
increases the sheet resistance, the S/D doping must be increased accordingly
to keep the sheet resistance constant. In addition, the ultra-shallow junctions
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are dicult to form and also cause signicant increase in BTBT leakage cur-
rent [29].
b) Parasitic capacitance:
In digital switching applications, lower capacitance, along with higher
drive current, is the main factor for high performance CMOS circuit design,
because the conventional CMOS inverter delay model is given by CGVDD=ID,
where CG is gate capacitance, VDD is supply voltage, and ID is drain on-
current. Thus, with geometry scaling, the performance improvement has been
achieved because the gate capacitance consisting of both intrinsic gate capac-
itance (Cint=CGC +2COV ) and parasitic capacitance (Cpara  Cfringe+Cgco)
decreases in proportion to the gate length reduction in micro MOSFET, where
CGC is gate-to channel capacitance, COV is drain/source-to-gate electrode
overlap capacitance, Cfringe is inner/outer fringing capacitance, and Cgco is
gate-to-contact capacitance. However, as MOSFET enters into nano regime,
gate capacitance does not decrease in proportion to the gate length reduction
due to relatively increased parasitic capacitance. Therefore, in order to sus-
tain performance improvement from scaling, parasitic capacitance reduction
technique is required [30].
2.2.4 Substrate (bulk)
a) Reverse-biased junction leakage current(reverse-biased BTBT current):
Reverse-biased junction leakage current (IREV ) is the current owing be-
tween the source/drain(S/D) and the substrate through the parasitic reverse-
biased pn-junction diode in the o-state MOSFET. IREV mainly consists of
the diusion and drift of minority carriers near the depletion region edge and
the generation of electron-hole pairs in the depletion region of the reverse-
biased pn-junction. If both S/D and substrate regions are heavily doped,
BTBT dominates the IREV since the electric eld across the junction deple-
tion region increases. If the high electric eld (>106V/cm), so that the volt-
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age drop across the junction is bigger than the band gap of silicon, is formed
across the reverse-biased junctions of the source/drain (S/D) regions, espe-
cially with increasing S/D voltage or reverse body bias, signicant amount of
BTBT current ows through the S/D to substrate junctions. In nanometer
devices, higher channel and S/D doping with shallow junction depths are
required to minimize SCEs, there is signicant increase in BTBT current.
Recently high-mobility channel materials, such as Ge, strained-Ge(s-Ge),
s-SiGe, and III-V materials (GaAs, InAs, InSb, and InGaAs), are actively
being researched as candidates for future channel materials of highly scaled
MOSFETs. However, since most of high-mobility materials have lower band
gaps than Si, BTBT leakage currents increase signicantly. Therefore, vari-
ous device structures to minimize BTBT currents are being developed. The
various leakage mechanisms in a MOSFET are illustrated in Figure 2.8.
Figure 2.8: (a) Various leakage mechanisms in a MOSFET (left), (b) IOFF ,min is the
minimum achievable leakage current in a MOSFET. In low EG materials it is generally
limited by IBTBT .
b) GIDL current (Surface BTBT current):
GIDL current, also called surface BTBT current, has become one of the
major o-state leakage current components in state-of-the-art MOSFETs.
When the drain of n-MOSFET is biased at the supply voltage(VDD) and the
gate is biased at either zero or negative voltage, a depletion region is formed
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under the gate and drain overlap region. In the same way as the BTBT
current, if the high electric eld is formed in the narrower depletion region as
a result of the reverse-bias between channel and drain, a signicant amount
of surface BTBT current ows through drain to substrate junctions due to
twisting of bandgaps.
2.3 Solutions to Short Channel Eects
As the gate length of the MOSFET is scaled into the sub-100-nm regime for
improved performance and density, the requirements for body-doping con-
centration, gate oxide thickness, and source/drain (S/D) doping proles to
control short-channel eects become increasingly dicult to meet when con-
ventional device structures based on bulk silicon substrates are employed.
The heavy channel doping required to provide adequate suppression of SCE
results in degraded mobility and enhanced junction leakage. The aggressive
reduction of the gate dielectric thickness for reduced SCE and improved drive
current leads to increased direct tunneling gate leakage current and standby
power consumption, and also raises concerns regarding the gate oxide relia-
bility.
Figure 2.9 [1]schematically shows the electric eld lines from the drain
encroaching on the channel region.
As shown in the Figure 2.9 , the gate electrode shields the channel region
from those lines at the top of the device, but electric eld lines penetrate
the device laterally and from underneath, through the buried oxide and the
silicon wafer substrate causing the undesirable DIBL for the charge carriers.
To overcome all the short channel eects several innovative techniques have
been introduced. These are:
2.3.1 High-k Dielectric Material Gate
One of the key innovation enablers for 45 nm process technology and beyond
is the high-k/metal gate transistor, which is regarded as one of the biggest
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Figure 2.9: Electric eld lines from the drain [1]
developments in transistor design in 40 years. High-k/metal gate have en-
abled the continuous EOT scaling. The dielectric constant, k, is a parameter
dening ability of material to store charge. Consequently, it also denes ca-
pacitance, C of any capacitor comprising of a layer of dielectric sandwiched
between two metal plates. In the gure below size of the upper plate denes
area of the capacitor contact (A).
Figure 2.10: High-k Metal Gate Structure
All other parameters equal, k would determine capacitance of the above
structure, or in other words, it would dene the extent of capacitive cou-
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pling between two conducting plates - with high-k dielectric such coupling
would be strong, and with low-k dielectric being obviously weak. In Si tech-
nology the reference is a value of k of silicon dioxide, SiO2, which is 3.9.
Dielectrics featuring k>3.9 are referred to as high-k dielectric while dielectric
featuring k<3.9 are dened as low-k dielectrics. In cutting edge silicon nano-
electronics, both high-k and low-k dielectrics are needed to implement fully
functional very high-density integrated circuit, although, for drastically dif-
ferent reasons. High-k dielectrics are needed in MOS gate stacks to maintain
suciently high capacitance of the metal (gate) - dielectric-Si structure in
MOS/CMOS transistors. Due to the continued scaling of the channel length
(L), and hence reduced gate area A, the need to maintain sucient capaci-
tance of the MOS gate stack was met by gradual decrease of the thickness
of SiO2 gate oxide. Recently, high-k dielectric based on Hafnium and dual
metal gate has been introduced to increase transistor performance while also
reducing gate leakage as gate dielectric thickness actually increased while also
the gate capacitance increased.
However, such scaling cannot continue indenitely as at certain point gate
oxide will become so thin (thinner than about 1 nm) that, due to excessive
tunnelling current, it would stop playing role of an insulator. Hence, dielectric
featuring k higher than 3.9, i.e. one assuring same capacitive coupling but at
the larger physical thickness of the lm, must be used instead of SiO2 as a
gate dielectric in advanced MOS/CMOS integrated circuits. On the opposite
end of the spectrum nds itself a multi-layer metallization scheme in which
inter-layer-dielectric (ILD) is used to electrically insulate metal lines. In this
case it is of critical importance that the capacitive coupling between adjacent
interconnects lines is as limited as possible. Hence, a low-k dielectric must
be used to assure as little capacitive coupling between interconnect lines as
possible. Whether the problem is with high-k dielectrics for MOS gates or
low-k dielectrics for ILDs, lack of viable technical solutions in either of these
areas will bring any future progress in mainstream silicon technology [31].
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2.3.2 Silicon-on-Insulator (SOI)
With physical separation between individual devices in ultra-high density
CMOS integrated circuits measured in nanometers, proper electrical isolation
between them is a key challenge. The SOI (Silicon-On-Insulator) substrate
wafers, as opposed to conventional bulk wafers, not only solve the problem of
electrical isolation between adjacent devices but also allow innovative device
layouts resulting insignicantly better than in the case of bulk substrates
performance of CMOS circuitry. Hence, SOI substrates rapidly become an
important element of the advanced silicon IC technology. The advantages of
SOI technology come from its buried oxide (BOX) layer as shown in Figure
2.11. With the reduction of the parasitic capacitances, mostly as a result of
the reduced drain/source junction capacitances, SOI devices yield improved
switching speed and reduced power consumption. The operating speed is also
improved since the isolated channel from substrate bias prevents the increase
in a threshold voltage of stacked SOI transistors. In addition, the perfect lat-
eral and vertical isolation from substrate provides latchup and inter-device
leakage free CMOS technology, reduction in various interferences, and bet-
ter soft error immunity. Moreover, SOI technology oers tighter transistor
packing density and simplied processing [2].
Figure 2.11: a) Cross-section of an advanced MOSFET. b) Cross-section of a SOI MOSFET
[2].
SOI transistors are classied into two types; \partially depleted(PD) SOI,"
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if the silicon lm (typically 100 nm or more) on the BOX layer is thicker
than the depletion region depth beneath the gate oxide, and \fully depleted
(FD) SOI," if the body (silicon lm) thickness is thin enough (typically 50
nm or less) or the doping concentration of the body is low enough to be
fully depleted. FDSOI transistors have superior advantages over PD SOI
transistors in terms of extremely low sub-threshold swing (<65 mV/decade),
no oating-body eects, and low threshold voltage variation with temperature
(2-3 times less). However, since FD SOI transistors are even more sensitive to
process variation such as the silicon lm layer variation resulting in threshold
voltage uctuation, PD SOI devices were commercially introduced rst.
Another important merit of SOI technology is that it provides the cor-
nerstone for new device structures such as multi gate eld-eect transistors
(MuGFETs), which includes more than one gate into a single device. The
double-gate (DG) FET shown in Figure 2.12(b) is the rst step for those multi
gate devices. Since the transverse electric eld induced by VDS is shared by
both top and bottom channels, it mitigates SCEs.
Figure 2.12: Various SOI device: (a) Single gate SOI transistor, (b) double gate planar
SOI transistor, (c) double gatenon-planar FinFET, (d) trigate FET, (e) quadruple-gate (or
gate-all-around) FET, and gate-allaround (or surrounding gate) FET (nanowire FET).
On the other hand there is a signicant drawback in SOI technology. Since
the BOX, which has approximately 100 times lower thermal conductivity
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than that of silicon, prevents thermal conduction path from SOI transistors
to the substrate, SOI transistors are easily aected by the thermal heating
generated in the channel, which is called Self-Heating Eects. Consequently,
the self-heating degrades the mobility of carriers and causes the threshold
voltage shift. These eects get worse with FD structures because they use
thinner silicon lms.
2.3.3 Strained Silicon Technique (S-Si) Structures
Mobility loss resulted from higher channel doping and scaled gate dielectrics
should be compensated to meet the performance targets of the future tech-
nologies. In parallel with SOI technology, there has been more straight for-
ward and cost eective way to improve device performance and scalability.
That is mobility-enhancement technology. Both the high mobility channel
materials (such as Ge and GaAs) and the strained channel by means of stress
oer mobility enhancement. Various CMOS fabrication processes can be used
to induce appropriate strain to the channel region of the MOSFETs.
The strain in crystalline solid results from the relative displacement of
atoms in the lattice. The strain creates proportional distortion of key mate-
rial properties of semiconductor including energy gap and eective mass of
an electron in the strained region is reduced, hence, its mobility is increased.
Consequently, creation of strain in the region of transistor in which mobil-
ity of electrons has an eect determining its performance will result in the
faster switching transistor. Due to the performance enhancing properties,
the lattice-mismatched semiconductor heterostructures containing strained
lms are rapidly growing in importance in semiconductor device technology.
The most innovative way on strained-Si was focused on biaxial global strain
generated by depositing a thin layer of silicon on a relaxed SiGe virtual sub-
strate. This results in enhanced carrier transport in the strained Si layer,
and mobility enhancements of 110% for electrons and 45% for holes. A cross-
sectional view of transistors fabricated with strained Si-channel is shown in
Figure 2.13.
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Figure 2.13: MOSFET with a strained-silicon channel [2].
Appropriately applied strain to the MOSFET channel can signicantly
improve the device performance by means of modifying energy bands and
increasing mobility of carriers in silicon. Strain is expected to continue CMOS
technology scaling for the time being [2].
2.4 Standard MOSFET models
Some semiconductor industry standard compact models, such as charge, po-
tential and conductance based models are reviewed here.
2.4.1 Charge based MOSFET model
The charge based modeling approach is one of the basic and primitive mod-
eling approaches. It is based on the computation of the inversion charge
density in the MOSFET channel in terms of the terminal voltages, i.e. gate
and drain voltages. This model is a regional model because it explains the
behavior of the MOSFET separately in all regions of its operation. So, these
models require smoothing parameters, they are somewhat empirical in the
interfacing regions and, thus the device is not described accurately.
The prominent charge based models are level 1, level 2, and level 3, BSIM
1, HSPICE level 28, BSIM 2, BSIM 3, BSIM 4, and BSIM 5. BSIM 5 is used
for sub-100nm CMOS circuit simulation. This model is applicable to deep
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sub-micron region, and attempts have been made to include the modeling of
strained silicon technology in the latest spice models. BSIM 4 considers the
inuence of stress of mobility, velocity saturation, threshold voltage, body
eect and DIBL eect. But the equations expressed are mostly empirical
and no analytical models have been given.
2.4.2 Potential based MOSFET model
This model approach is more accurate than the charge based models. It is
based on the calculation of the potential in the channel of a MOSFET to
determine the I-V and C-V characteristics. Some of the models based on the
approach are SP models by penn-state university, USA, HISIM (Hiroshima-
University, STARC IGFET model) valid down to sub-100nm MOSFETs.
This model is applicable to the sub micron region and attempts have been
made to include the modeling of strained silicon technology.
2.4.3 Conductance based MOSFET model
This modeling approach is suitable for low power, short channel applications
for analog design. It is known as the EKV (Enz-Krummenachar-Vittoz)
model, which has been developed by the Swiss Federal Institute of Technol-
ogy, Switzerland. This model keeps the substrate as the reference rather than
the source, as observed in the potential based and charge based models. Due
to its complexity, it is much less used for modeling purposes. Moreover, no
stress modeling has been done in this model. In all the approaches mentioned
above, attempts have been made to model MOSFETs. But most of the mod-
els that have been proposed are either empirical in nature. Therefore, there is
a need for a more physics based approach to accurately explain the behavior
of the device [32].
2.5 Multi-gate MOSFET: The Future CMOS Transistor
2.5.1 Advantages of Multi-gate MOSFETs
The main advantage of the multi-gate devices is to improve the short chan-
nel eects. Since the channel (body) is controlled electrostatically by the
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gate from multiple sides, the channel is better-controlled by the gate than
in the conventional transistor structure. Unwanted leakage components are
reduced and a small transistor can be used to continue the cost reduction
through miniaturization. Improved gate control also provides lower output
conductance, i.e., smaller dIds=Vds in the current saturation region. This pro-
vides greater voltage gain, which is benecial to analog circuits as well as to
the noise tolerance of digital circuits.
A second advantage of the multi-gate devices is the improved on-state drive
current (Ion) and therefore faster circuit speed. Ion improvement arises from
several reasons. Reduction of channel doping reduces impurity Columbic
scattering. Reduced channel doping reduces the electric eld normal to the
SiO2 interface and therefore reduces the surface roughness scattering. Fi-
nally, a promising multi-gate structure, the FinFET, provides a larger chan-
nel width with a small footprint in area. This raises Ion, which is handy for
driving a large capacitive load such as long interconnect.
A third advantage is the reduced manufacturing variation. In the absence
of channel dopants, the eect of random dopant uctuation (RDF) is mini-
mized. Lower SRAM supply voltage for the FinFET multi-gate technology
compared to traditional bulk MOSFET technology has been experimentally
demonstrated. The advantages of multi-gate devices are well known and
demonstrated in many FinFET technologies.
2.5.2 Dierent Multi-gate MOSFET Structures
There are dierent avors of multi-gate MOSFETs. Several examples are
shown in Figure 2.14 and Figure 2.15 respectively. The FinFET consists of
a thin silicon body (the n) and a gate wrapping around its top and two
sides. FinFETs can be made on either bulk or SOI substrates, creating the
bulk FinFET or the SOI FinFETs. In some FinFET processes the oxide hard
mask on top of the n is not removed, creating the double-gate FinFET. In
double-gate FinFETs the top surface of the n does not conduct current,
whereas in triple-gate FinFETs the side surfaces and the top surface all con-
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duct current. Another example of multi-gate MOSFET is the all-around gate
device. It consists of a pillar-like body surrounded by the gate dielectric and
the gate. The nanowire MOSFET is one example of all-around gate devices.
Depending on the fabrication process, the channel may be either vertically
or horizontally oriented. Optionally, a FinFET can have two separated gates
that are independently biased. This can be achieved by removing the top
portion of the gate of a regular FinFET using chemical mechanical polish-
ing, forming the independent double-gate FinFET. Independent double-gate
MOSFETs may also be made as a planar device. The planar double-gate
SOI is essentially a planar SOI MOSFET with a thin buried oxide (labeled
as BOX).
Figure 2.14: Multigate MOSFETs: a) Triple-Gate FinFET on Bulk Si b) Triple-Gate Fin-
FET on SOI c)Double-Gate FinFET on SOI d) All-Around Gate
Figure 2.15: Multigate MOSFETs: a) Independent Double-Gate FinFET on SOI b) Planar
Double-Gate SOI
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A heavily-doped region in silicon under the buried oxide acts as the back-
gate. Unlike the front-gate, the back-gate is primarily used for tuning the
device threshold (Vth). The buried oxide is usually thick such that the back-
gate cannot induce an inversion layer at the back surface. Vth tuning can be
used to compensate for variability in IC manufacturing from chip to chip or
even circuit to circuit within the same chip. Doing so improves the IC speed
and power consumption. It can also be used to dynamically rise or lower Vth
circuit by circuit within a chip in response to the need for less leakage or
more speed. This is a very eective means of managing power consumption.
2.6 Summary
As dimensional scaling of CMOS transistors is reaching its fundamental lim-
its, various researches have been actively carried out to nd an alternative
way to continue to follow Moores law. Among these eorts, SOI devices
have been well recognized for their advantages in integrating deep sub-micron
CMOS devices. However, with the reduction of channel length, short-channel
eects are becoming increasingly important. SCE degrades the controllabil-
ity of the gate voltage over drain current due to increased charge-sharing
from the drain/source regions, which leads to the degradation of the sub-
threshold slope and the increase in drain o-current. The last decade has
seen increasing amount of eort focused to circumvent the undesirable short-
channel eects (SCE). Engineering channel doping in a controlled way is
prohibitively dicult with extremely thin-lms and scarce and randomly po-
sitioned dopant atoms, implying yield and reliability problems. Therefore,
an additional constraint, `reliability,' has to be added to the conventional
low-power, high-speed and high-density design consideration. On the other
hand, buried oxides thinner than 100 nm are needed to avoid coupling, which
trades-o with junction capacitance considerations. Multiple gate SOIs of-
fer a better immunity against SCE but they are dicult to integrate in the
current CMOS fabrication technology. Selective buried oxide(Selbox) SOI
MOSFETs structure promise simultaneous suppression of FBE and keeping
CHAPTER 2. SHORT CHANNEL EFFECTS IN NANOSCALE MOSFETS: A REVIEW 43
intact the associated advantages with SOI devices. Also recently proposed
junctionless MOSFETs as an alternative solution to suppressing SCEs better
than conventional inversion-mode devices is discussed. Therefore, a system-
atic analysis of the eect of Selbox structure on SOI and multigate junction-
less MOSFETs is required to aid in understanding its ecacy in suppressing
SCE in deep sub-micron CMOS devices.
Chapter 3
Analysis & Minimization of Kink Eect
in PD-SOI MOSFETs
3.1 Introduction
The MOS transistors fabricated on silicon on insulator (SOI) devices has been
an area of great research from the past several years .The MOSFET devices
on SOI oer several advantages over bulk MOSFETs such as improved lateral
and vertical isolation, improved latch free operation, better threshold swing,
lower parasitic capacitances resulting in lower power consumption, better
switching speeds leading to faster operation of the circuits [33, 34].
The Silicon-On-Insulator (SOI) devices are basically classied into two
types i.e. partially-depleted silicon-on-insulator (PD-SOI) and fully depleted
silicon-on-insulator (FD-SOI). However, in spite of several advantages oered,
the SOI devices are aected by certain undesirable eects such as oating
body eects, the suppression of which has been an area of great challenge [35,
36, 37]. A MOSFET fabricated on SOI structure shows some incomparable
characteristics inherent in the oating body substrates and one such eect is
the kink eect. But, this kink eect is observed in the drain current-voltage
characteristics of PD-SOI MOSFET devices as shown in the Figure 3.4. As
a result, the device is not suitable for linear applications because of the non-
linearity presented by the kink eect [38, 39, 40, 41].
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In this chapter, method of elimination of kink eect with the use of SEL-
BOX structure has been presented. The SELBOX structure provides in-
creased performance by taking into account SELBOX gap length (g) and
BOX thickness (w) as parameters for device optimization. This chapter also
presents the variation of the kink voltage with respect to gate oxide thickness.
The simulated results show that the kink can be minimized up to a certain
extent using a dual insulator of equal length in PD-SOI devices below the gate
electrode. All the simulated results have been carried out using the 2-D AT-
LAS simulator. The details of the simulation parameters has been described
and displayed in the next section. The device characteristics obtained using
the SELBOX structure particularly with the variation of dierent SELBOX
parameters (i.e. gap length (g) and gap width(w)) has been presented and a
comparison study has been made with the PD-SOI and bulk MOSFET de-
vices. The analysis of output device characteristics of PD-SOI devices using
single and dual insulator has also been carried out. The variation of kink
voltage with varying gate oxide thickness has also been analyzed.
3.2 Device Structures
The schematic structures of PD-SOI, SELBOX structure and PD-SOI with
double insulator (DI) MOSFETs are shown in Figure 3.1, Figure 3.2 and
Figure 3.3 respectively. In these structures the channel length (L) and
Source/Drain length (LS=LD) is xed as 200 nm, 750 nm respectively. The
silicon thickness (tSi) is kept as 490 nm and a uniform doping density of
source/ drain (ND) and channel/body (NA) is selected as 1  1019cm 3,
2  1017cm 3 respectively. The oxide thickness is maintained at tox=10 nm
for the structures in Figure 3.2 and Figure 3.3 and a plot of electrical output
characteristics between drain current VS. voltage is analyzed for varying gate
oxide thickness (tox) for Figure 3.1. The work function for the gate material
is assumed to be M1=4.8ev. In Figure 3.3 the device structure with dual
insulator (DI) having permittivity of 3.9 and 20 is considered respectively.
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Figure 3.1: Device structure of PD-SOI
Figure 3.2: Device structure of Selbox
Figure 3.3: Device structure of PD-SOI using Dual Insulator
3.3 Simulation
In this chapter, ATLASTM (SILVACO) tools are used for device simulation.
Silvaco atlas is used to simulate the electrical output characteristics of the
semiconductor device under study. Numerical simulation is being carried out
using the atlas tools from Silvaco. Depending upon the literature of SOI
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devices the models activated in the simulation are eld dependent mobility
model (FLDMOB), Shockley Read Hall recombination (SRH), and impact
ionization model from Selberherr. The eld dependent mobility model pro-
vides a smooth transition between low eld and high eld. This model is
required to consider any type velocity saturation eects. We choose Gum-
mels method (or the decoupled method) along with Newtons method (or the
fully coupled method) to solve the equations included in the FLDMOB and
SRH model.
3.4 Results and Discussion
Figure 3.4 illustrates the typical output characteristics between ID VS. VDS
obtained for PD-SOI device using atlas simulations. As can be seen from the
gure, the onset of kink takes place at a kink voltage of 1V for gate-source
voltage (VGS) of 2.2V. The simulated output characteristics of bulk MOSFET
with identical device dimension and doping concentration along with PD-SOI
characteristics is illustrated and compared in Figure 3.5 . From Figure 3.5,
presence of kink is clearly visible in PD-SOI device while the same is not
present in bulk MOSFETs.
Figure 3.4: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for PD-SOI MOSFET
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Figure 3.5: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for both BULK and PD-SOI MOSFET
In order to minimize the kink in the output characteristics of PD-SOI
device selbox structure is designed as shown previously in Figure 3.2.
The simulated output characteristics of selbox device, the structure of
which is explained with the help of Figure 3.2 is illustrated in Figure 3.6
and Figure 3.7 respectively. The selbox structure is very much similar to the
bulk MOSFET device except the presence of back oxide partially covering the
channel. Figure 3.6 gives the output characteristics of the selbox device with
varying gap length. In this gure, the oxide thickness has been maintained
at 0.4m. The gap length(g) is increased from 0.004m to 0.010m. The
increase in gap length results in an increase in the kink voltage because with
increased gap length the kink occurs at a higher drain voltages. Consequently,
for larger values of gap length the kink will completely disappear and even-
tually coincides with the output characteristics of the bulk MOSFET. For
very narrow gap length, it is noticed that selbox device still behaves like
an SOI device and marks the presence of kink in the output characteristics.
Therefore, to minimize the kink in the output characteristics, the gap length
is varied until the kink disappears. Figure 3.6 shows that the kink voltage
becomes larger than the 3.5 V for a gap length of 0.010m. Hereafter, any
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further increase in gap length will result in the output characteristics of bulk
MOSFET and is thus less likely to have the other advantages associated with
an SOI device.
Figure 3.6: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for SelBox structure with varying gap length (g)
Figure 3.7: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for SelBox structure with varying gap width (w)
It is found that the kink voltage have a signicant dependence with respect
to the thickness of the buried oxide. The kink can also be eectively reduced
with a small gap in the buried oxide. Figure 3.7 gives the variation of kink
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voltage with buried oxide for a xed gap length of 0.009m. In this gure, the
back oxide thickness is varied from 0.25m to 0.45m for a xed gap length
of 0.009m. Keeping the gap length constant, variation in the buried oxide
thickness (w) gives a change in the kink voltage. As can be seen from the
gure, increase in the back oxide thickness for a xed gap length, kink occurs
at a lower drain voltage. However, with reduced back oxide thickness kink
occurs at a higher drain voltage and hence the kink voltage will be higher.
Therefore, a selbox device with thinner back oxide thickness is more likely to
behave as bulk MOSFET and is less susceptible to the kink eect.
However, the kink eect can be minimized up to a certain extent using a
dual insulator below the gate electrode while preserving the necessary advan-
tages of the SOI device at the same time. The structure of PD-SOI device
using a dual insulator has been shown in Figure 3.3. The two insulators
having the permittivity of 3.9 and 20 respectively are taken in the ratio of
1:1. The simulated electrical output characteristics of PD-SOI device using
dual insulator is illustrated in Figure 3.8. In this gure, a comparison has
been made between the output characteristics of PD-SOI device using single
and dual insulator. From the gure it can be seen that in simple PD-SOI the
onset of kink takes place at a kink voltage of around 1V for a gate to source
voltage of 2.2V while in PD-SOI using dual insulator (DI) the kink occurs at
a higher value of drain voltage for the same value of VGS.
The inuence of gate oxide thickness (tox) on drain current has also been
analyzed. It is found that the scaling of gate oxide thickness is desirable
for better drain current. Therefore, it is feasible to consider the eect of
oxide thickness variation on the device performance. Figure 3.9 illustrates
the output characteristics of PD-SOI device at dierent oxide thickness the
structure of which is shown previously in Figure 3.1. From Figure 3.9, it
can be analyzed that at shorter gate oxide thickness, the drain saturation
current increases strongly. Thinner gate oxide thickness leads to higher drain
currents and a better pinch-o voltage. Therefore, the PD-SOI device with
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Figure 3.8: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for PD-SOI MOSFET with Dual Insulator (DI)
the lowest possible oxide thickness leads to Cox increasing and consequently
to threshold voltage is decreasing. This leads to increase in drain current and
less susceptance to kink phenomenon. Hence we can then conclude that gate
oxide thickness has a very big eect on the threshold voltage.
Figure 3.9: Simulation of Drain Current (ID) as a function of Drain Voltage
(VDS) for PD-SOI MOSFET with varying gate oxide thickness (tox)
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3.5 Summary
The SOI MOSFETs according to the International Technology Roadmap
for Semiconductors allow reducing short channel eects that appears under
50 nm node. In order to study these new structures numerical simulations
are carried out. PD-SOI MOSFET devices exhibit nonlinearities due to the
occurrence of kink in the output current voltage characteristics. The sel-
box structure is used to eliminate the kink in the output characteristic of
a PD-SOI MOSFET device. Simulation of PD-SOI and selbox structures is
carried out using Atlas Silvaco software. Variations of these dierent struc-
tures parameters have been carried out to study their eect on the device
performance. The Selbox device oers several advantages over the bulk and
PD-SOI MOSFET devices. In this chapter, it has been veried that the kink
can be suppressed using a selbox device in the output characteristic of PD-
SOI devices. However, the selbox device has its limitations too that is with
increasing gap length the device tends to behave more like bulk MOSFET
and tends to lose the associated advantages of SOI. In this chapter, with the
use of dual insulator and varying oxide thickness keeping other parameters
constant, the minimization of kink in the output characteristics of PD-SOI
device has been investigated. At the end, based on the simulation results
obtained using Silvaco software, the adequate parameters can be chosen al-
lowing structure optimization with a good reduction of kink phenomenon.
Chapter 4
Analysis of DC & AC Performance of DG
Junctionless(JL) MOSFETs
4.1 Introduction
Up till now all the existing transistors are based on the formation of semicon-
ductor junctions formed by placing two semiconductor regions with opposite
polarities into contact with one another. The semiconductor junctions are
capable of both blocking current and allowing it to ow, which depends on
the applied bias. The most common junction is the p-n junction consisting
of a contact between a p-type silicon, rich in holes, and an n-type silicon,
rich in electrons. Other types of junctions include metal-silicon `Schottky'
junction and the heterojunction, which is a p-n junction consisting of two
dierent semiconductor materials. The bipolar junction transistor(BJT) and
metal-oxide-semiconductor eld-eect transistor(MOSFET) comprises two p-
n junctions. The junction eld-eect transistor(JFET) has only one p-n junc-
tion and the metal-semiconductor eld-eect transistor(MESFET) consists of
a Schottky junction [42].
As the distance between junctions in modern devices drops below 10 nm,
extraordinarily high doping concentration gradients become necessary. Be-
cause of the laws of diusion and statistical nature of the distribution of
dopant atoms, such junctions encounter an increasingly dicult fabrication
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challenge for the semiconductor industry. One such parameter limiting the
scaling is the abruptness of source/drain(S/D) junctions as it impacts short
channel eects and parasitic series resistance. To overcome the technolog-
ical diculties in the formation of ultra-steep S/D proles, the concept of
the Junctionless(JL) MOS transistor in silicon-on-insulator(SOI) and bulk
technologies have recently been reported and extensively investigated as an
alternative device as shown in the Figure 4.1 [8]. As the channel doping is
the same as that of the S/D regions in JL devices, the need for steep S/D
prole is alleviated. JL MOSFETs are dierent from accumulation mode de-
vices as the channel region of accumulation-mode MOSFETs is lightly doped
and, therefore, has a high resistance. A large gate voltage must be applied
to create an accumulation layer and carriers are conned to a very thin layer
`squeezed' along the silicon/gate oxide interface. In a JL MOSFET, the chan-
nel region is neutral in the centre of the nanowire and, because the carriers
are located in neutral silicon (that is, not depleted silicon), they see a zero
electric eld in the directions perpendicular to the current ow.
Figure 4.1: Schematic diagram of Double Gate(DG) JL MOSFET.
Junctionless MOSFETs in principle is immune to many of the challenges
related to the formation of source/drain junctions and hence presents a very
promising candidate for future decananometer applications. In addition,
short channel eects (SCEs) are more eectively suppressed in comparison to
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their counterpart enclosing conventional MOSFETs. Also the JL MOSFETs
have extremely low leakage current and simple fabrication process and are
less susceptible to SCEs when compared with classical inversion-mode de-
vices. However, the high doping concentration in the channel reduces carrier
mobility which results in lower drive current and transconductance (Gm) of
JL MOSFETs [43]. DG-JL-MOSFETs have basically the same structure as
standard DG-FETs. However, in the examined JL transistor, its channel,
its source, and its drain have a homogenous doping polarity and a uniform
doping concentration. The operating principle of an n-channel DG-JL-FETs
is dierent from that of a standard n-channel conventional DG-MOSFETs.
4.2 Device Structures
Both double-gate(DG) junctionless and conventional nMOSFETs are simu-
lated. The simulations were performed at gate lengths(Lg) of 30nm, 50nm
and 100nm respectively. For comparison with junctionless nMOSFET, con-
ventional p-n junction source/drain nMOSFETs with similar geometrical pa-
rameters are also performed. The physical gate length(Lg) is kept to be 50nm
unless otherwise stated. Detailed geometrical parameters can be found from
the Figure 4.1 for DG junctionless MOSFET. The simulated DG junctionless
and conventional nMOSFETs are shown in the Figure 4.2.
Figure 4.2: Simulated Structures of DG Conventional & Junctionless nMOS-
FETs.
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In order to achieve comparable threshold voltage(VT ) values, the work
function of the simulated metal gates for junctionless and conventional nMOS-
FETs are set to be 'm1=4.97eV and 'm2=4.8eV respectively [44] as shown
in Figure 4.1. As shown in Table 4.1, parameters including gate oxide
thickness(Tox), channel doping concentration, gate length(Lg) and silicon
channel thickness(TSi) are varied in order to evaluate their eects on the
variability of the simulated devices. The values in the middle of the Table
4.1 represents the default settings for the simulated transistors.
Table 4.1: Parameters for the simulated Double-Gate nMOSFETs
Channel Channel GateOxide SiChannel
Doping(cm 3) Length(Lg)(nm) Thickness(Tox)(nm) Thickness(TSi)(nm)
1:1e19 100 3 8
Junctionless 1:0e19 50 2 7
0:9e19 30 1 6
2:20e18 100 3 8
Conventional 2:00e18 50 2 7
1:80e18 30 1 6
Table 4.2: VT and SS of the simulated Double-Gate junctionless and Conventional nMOSFETs
with varied parameters shown in Table 4.1
.
Channel Channel Oxide SiChannel
Doping Length Thickness Thickness
(cm 3) (Lg) (Tox) (TSi)
0:36 0:43 0:10 0:32
VT (V )
0:37 0:38 0:21 0:37
0:40 0:36 0:31 0:40
Junctionless 61:02 61:04 70:20 62:00
SS(mV=dec) 60:01 60:55 61:73 60:80
60:01 61:30 60:10 60:80
0:60 0:62 0:63 0:60
VT (V )
0:59 0:59 0:62 0:59
0:59 0:57 0:60 0:59
Conventional 72:70 71:20 72:8 74:7
SS(mV=dec) 72:90 72:80 72:8 72:8
72:80 75:30 72:8 71:4
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Table 4.3: DIBL values for the simulated Double-Gate Junctionless and Conventional nMOSFETs
with varying Gate length(Lg)
Channel DIBL
Length(Lg)nm (mV=V )
100 51:96
Junctionless 50 102:78
30 195:2
100 67:8
Conventional 50 38:66
30 63:72
4.3 Simulation
Atlas Silvaco software package is used to construct the various device struc-
tures and perform the relevant simulations corresponding to dierent de-
vice structures. Both the double-gate(DG) junctionalless and conventional
inversion-mode nMOSFETs are simulated. The models activated in the sim-
ulation comprises the inversion-layer Lombardi constant voltage and temper-
ature (CVT) mobility model that takes into account the eect of parallel and
perpendicular elds, along with doping and temperature-dependent parts of
the mobility. The Shockley-Read-Hall(SRH) and Auger recombination mod-
els for minority carriers'combination have been used. The Fermi-Dirac carrier
statistics, along with standard recombination models is used in the simula-
tion. Furthermore, we choose Gummel's method (or the decoupled method),
along with Newton's method (or the fully coupled method), to solve the
equations included in the CVT model. Therefore, all the simulated MOS-
FET structures use the same un-calibrated mobility models in order to make
reasonable and straightforward comparison among dierent devices. As a
result, the resultant absolute drain current values may dier from other sim-
ulation and experimental results.
4.4 Results and Discussion
Table 4.2 summarizes the corresponding VT and SS values for the simulated
Double-Gate conventional and junctionless nMOSFETs with respect to the
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parameters listed in Table 4.1. These values assist in evaluating and com-
paring between conventional and junctionless MOSFETs in a double gate
environment.
4.4.1 DC Characteristics
In Figure 4.3, ID VGS transfer characteristics on linear scale for double gate
(DG) junctionless and conventional MOSFETs with dierent gate lengths is
outlined. The ID   VGS curve of the junctionless DG-MOSFET is similar to
that of the conventional DG MOSFETs. However, the drain current(ID) of
conventional MOSFETs is much higher than that of the junctionless MOS-
FET at the same gate overdrive(VGS   VT ). Figure 4.4 shows the ID   VGS
transfer characteristics for double gate (DG) junctionless MOSFET with ref-
erence to the current shown in the Figure 4.3. As can be seen from Figure 4.4,
JL transistors show a relatively small change in VT and subthreshold slope
(SS), indicating a reasonable control of the short channel eects compared to
conventional DG-MOSFETs.
Figure 4.3: ID   VGS characteristics for the Double-Gate Junctionless &
Conventional nMOSFETs with various gate lengths(Lg) at VD=0.1V.
The main reason for low driving current in case of junctionless transistors
is mainly due to the degraded electron mobility because of the unavoidable
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Figure 4.4: ID VGS characteristics for the Double-Gate Junctionless nMOS-
FETs with various gate lengths(Lg) at VD=0.1V.
high channel doping concentration. The drift velocity of electrons along the
channel is linearly related to the electron mobility. The Figure 4.5 clearly
represents the dierence in electron velocity along the lateral position between
conventional and junctionless DG-MOSFETs indicating very low values of
drain current in junctionless transistor compared to conventional transistors.
Figure 4.5: Electron Velocity along the channel position for the Double-Gate
Junctionless & Conventional nMOSFETs at VD=0.1V.
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Consequently, as shown in Figure 4.6, the transconductance(Gm) of the
junctionless nMOSFET is also signicantly lower than that of the conven-
tional DG-MOSFET for the same gate overdrive(VGS-VT ). Figure 4.7 rep-
resents the transconductance(Gm) of the junctionless transistor with refer-
ence to the Gm shown in Figure 4.6. Interestingly, a slower degradation of
transconductance with VGS-VT is observed for the junctionless transistor.
Figure 4.6: Transconductances(Gm) for the Double-Gate Junctionless &
Conventional nMOSFETs at VD=0.1V.
Figure 4.7: Transconductances(Gm) for the Double-Gate Junctionless
nMOSFETs at VD=0.1V.
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Junctionless MOSFETs exhibits slower degradation of Gm compared to
conventional MOSFET which can be well explained by the fact that the re-
duction in mobility with gate voltage is much less pronounced in junctionless
transistor compared with the conventional transistor as a consequence of the
lower electric eld perpendicular to the current ow as shown in the Figure
4.8.
Figure 4.8: Electric Field for the Double-Gate Junctionless & Conventional
nMOSFETs at VD=0.1V.
The ID  VGS transfer characteristics on linear scale for double gate (DG)
junctionless and conventional MOSFETs with dierent channel dopings lev-
els depicted in Table 4.1 is shown in the Figure 4.9. As it was expected, the
conventional MOSFETs shows very little change in the ID   VGS character-
istics as a result of the low channel doping level and an ultra-thin Si channel
compared to junctionaless nMOSFETs. However, a high sensitivity of VT
to the channel doping level is observed for the junctionless nMOSFETs as
shown in the Figure 4.10. The Figure 4.10 represents the drain current in
junctionless transistors with various channel doping levels with reference to
the drive current for junctionless nMOSFETs shown in the Figure 4.9 .
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Figure 4.9: ID   VGS characteristics for the Double-Gate Junctionless &
Conventional nMOSFETs with various channel doping levels at VD=0.1V.
Figure 4.10: ID   VGS characteristics for the Double-Gate Junctionless
nMOSFETs with various channel doping levels at VD=0.1V.
The ID   VGS transfer characteristics curve for double gate (DG) junc-
tionless and conventional MOSFETs with dierent gate oxide thickness(Tox)
as depicted in Table 4.1 is shown in the Figure 4.11. As can be seen from
Table 4.2 and Figure 4.11, the conventional MOSFET do not show much sen-
sitivity of VT to variations of gate oxide thickness though their ID at higher
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VGS-VT seems to be highly impacted. Figure 4.12 represents the drain current
in junctionless transistors with various gate oxide thickness(Tox) with refer-
ence to the drive current for junctionless nMOSFETs shown in the Figure
4.11. From the Figure 4.12, it is clearly visible that compared to conventional
MOSFETs, the junctionless MOSFETs exhibits a much higher sensitivity of
VT to variations of gate oxide thickness. However, their ID at higher VGS-VT
seems to be less impacted compared to conventional MOSFETs.
Figure 4.11: ID   VGS characteristics for the Double-Gate Junctionless
& Conventional nMOSFETs with various gate oxide thickness(Tox) at
VD=0.1V.
Figure 4.12: ID   VGS characteristics for the Double-Gate Junctionless
nMOSFET with various gate oxide thickness(Tox) at VD=0.1V.
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The ID VGS transfer characteristics curve for double gate (DG) junction-
less and conventional MOSFETs with dierent silicon channel thickness(TSi)
as depicted in Table 4.1 is shown in the Figure 4.13. Figure 4.14 repre-
sents the drain current in junctionless transistors with various silicon channel
thickness(TSi) with reference to the drive current for junctionless nMOSFETs
shown in the Figure 4.13. As can be seen from Table 4.2 and Figures 4.13 and
4.14 respectively, the VT and SS of the conventional nMOSFETs are found to
be insensitive to the variations of the Si channel thickness. However, a large
variation of VT is still observable for the junctionless nMOSFETs as the Si
channel thickness varies. A change of around 50mV in VT can be found when
the Si channel thickness varies by 1 nm.
Figure 4.13: ID   VGS characteristics for the Double-Gate Junctionless
& Conventional nMOSFETs with various silicon channel thickness(Tsi) at
VD=0.1V.
4.4.2 AC Characteristics
The simulated gate-to-source(Cgs) and gate-to-drain(Cgd) capacitances of the
conventional and junctionless nMOSFETs are depicted in the Figure 4.15 and
Figure 4.16 respectively. Interestingly, Cgs of the junctionless nMOSFET is
clearly quite smaller than that of the conventional nMOSFET for the same
VGS. However, the peak value of Cgs of the junctionless nMOSFET occurs
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Figure 4.14: ID   VGS characteristics for the Double-Gate Junctionless
nMOSFET with various silicon channel thickness(Tsi) at VD=0.1V.
at the same gate overdrive(VGS   VT ). Also as can be seen from the Figure
4.16, the Cgd of the junctionless nMOSFET is also lower than that of the
conventional nMOSFET for VGS<1.4V.
Figure 4.15: Simulated Cgs for Double-Gate Junctionless & Conventional
nMOSFETs.
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Figure 4.16: Simulated Cgd for Double-Gate Junctionless & Conventional
nMOSFETs.
4.5 Summary
Single-gate is unable to properly turn o the channel at the o-state for
the junctionless MOSFETs that usually require a uniform channel doping
of no less than 2  1020cm 3. Double or multi-gate structures are necessary
for junctionless MOSFETs to suppress the o-state source-to-drain leakage
current even for an extremely thin Si channel at 7 nm thickness. In compari-
son with conventional double-gate MOSFETs, double-gate junctionless MOS-
FETs with a gate length of 50 nm exhibit signicantly lower drive current and
peak transconductance, but a comparable low subthreshold slope around 62
mV/dec. For the junctionless MOSFETs, their VT is signicantly more sen-
sitive to variations of Si channel thickness and channel doping concentration.
Preferably, junctionless MOSFETs demonstrate signicantly lower gate ca-
pacitances at saturation and a slower degradation of transconductance with a
gate overdrive. With its unique advantage of elimination of the source/drain
junctions, junctionless MOSFETs could be a promising candidate for future
sub-10 nm technologies where a 3-D gate structure is most likely expected.
Chapter 5
Conclusion & Scope for Future Work
5.1 Conclusions
As dimensional scaling of CMOS transistors is reaching its fundamental
limits, various researches have been actively carried out to nd an alternative
way to continue to follow Moores law. Among these eorts, the SOI MOS-
FETs according to ITRS allow reducing short channel eects that appears
under 50nm node. PD-SOI MOSFET devices exhibit nonlinearities due to
the occurrence of kink in the output current voltage characteristics. The sel-
box structure is used to eliminate the kink in the output characteristic of a
PD-SOI MOSFET device. The Selbox device oers several advantages over
the bulk and PD-SOI MOSFET devices. It has been veried that the kink can
be suppressed using a selbox device in the output characteristic of PD-SOI
devices. In addition, in order to mitigate the diculties in fabrication of ul-
tra thin devices for the semiconductor industry, resulting from scaling of gate
length in MOSFET, a new device structure called junctionless(JL) transistors
have recently been reported as an alternative device. Junctionless MOSFETs
using double or multi gate structures are necessary to suppress the o-state
source-to-drain leakage current even for an extremely thin channel Si at 7
nm thickness. Preferably, junctionless MOSFETs demonstrate signicantly
lower gate capacitances at saturation and a slower degradation of transcon-
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ductance with a gate overdrive. With its unique advantages, junctionless
MOSFETs could be a promising candidate for future sub-10 nm technologies
where a 3-D gate structure is most likely expected.
5.2 Scope for Future Work
The research work carried out in this thesis has proved the ability of
reducing short channel eects in PD-SOI devices and the eciency of multi-
gate junctionless transistors over the conventional multi-gate structures. The
same framework can now be used to improve the understanding of existing
structures and develop new structures for high performance, low power and
high speed applications that can be of interests for certain applicative sce-
narios. The results presented are expected to provide incentive for further
experimental exploration. Some important directions for further research in
the following areas can be:
1. Optimization of Device parameters using some ecient algorithms tech-
niques.
2. Possible fabrication of the dierent device structures considered.
3. Comparing the simulated results with the experimental results.
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